Fluctuation effects are becoming important in advanced VLSI devices because of their increasing impact on circuit performance and chip yields. Accurate modelling of these effects generally requires full 3D simulation, which is used here to analyse four of the primary such effects. Polysilicon line edge roughness causes excess device leakage, which can be reduced at the cost of decreased performance. Phase-shift mask defects can reduce current drive and increase capacitance. Random dopant fluctuation, which causes variation in threshold voltage, is evaluated for three technology generations and it is shown that proper tip scaling can reduce these variations. Finally, a study of alpha particle strikes evaluates the effectiveness of SO1 in improving soft error reliability.
INTRODUCTION
Continued VLSI device scaling is increasing the importance of statistical fluctuation phenomena. This is because decreasing size increases the relative size of fluctuations at the same time that the larger number of devices on a chip raises the number of devices which are in the "tail" of the device distribution and which therefore show large deviations from the nominal characteristics.
This paper addresses four types of device variation that are becoming important: MOS gate line edge roughness (LER), phase-shift mask defects (MD), random dopant fluctuation (RDF), and soft error reliability (SER) . All the studies were carried out in Intel's SONATA device simulation scripting environment using Intel's PRIME structure editor and the 3D device simulator DESSIS from Integrated Systems Engineering.
LINE EDGE ROUGHNESS
The lithographic process used to define polysilicon MOSFET gates yields rough gate sidewalls due to reticle roughness, polymer molecular weight variations, exposure shot (Fig. 1 ). This simple structure permits variation of LER in a controlled manner which can easily be analyzed. In the device simulations, a half-period of the square wave is modelled; reflecting boundary conditions make the simulation act as one slice out of a periodic structure. The devices simulated had standard source/drain and tip dopings, no halo dopings, and flat wells. The well dopings were adjusted to achieve an off current of 3 nA/um. Two device sizes were analyzed: (1) LGATE 100 nm (LMET 60 nm) and (2) LGATE 80 nm (LMET-40 nm). In the simulations performed here, the width of the short half of the channel is kept the same as that of the long half, unless otherwise noted.
Effect of LER on performance is determined in the following way: (1) (1) to determine performance degradation.
LER Performance Degradation
The dependence of IOFF on LER amplitude is shown in Figure 2 for a device of width (half-cycle of LER waveform) 100 nm. In this figure there are plots of normalized IOFF for the short half of the channel, for the long half of the channel, for their arithmetic average, and for the actual IOFF from the 3D simulations. Increasing A decreases the length of the short half, and Figure 2 shows that IOFF current increases rapidly here, as expected.
Increasing A lengthens the long half and reduces its IOFF. Results of the 3D simulation in Figure 2 also show that total IOFF increases with A, as one 
Analysis of LER Effects
Results of the performance analysis are shown in Additional simulations were performed with LER positioned at the source instead of the drain edge of the gate. These produced essentially the same results as with LER at the drain edge. The effect of LER at both edges, both in and out of phase, is worthy of further study.
PHASE-SHIFT MASK DEFECTS
Phase-shift masks (PSMs) are increasingly being used to define minimum-size features, and with their use has come the need to develop tools for PSM inspection. What resolution is required in a PSM inspection tool? To help answer this question, a study was performed of the impact of PSM defect size on device performance.
Relevant PSM defects are additive; they cause excess material in the patterned layer to be left behind. PSM defects are therefore modelled with a square tab at the drain end of a MOSFET (Fig. 4) . Here the interest is in a single isolated defect, unlike in the LER study, and therefore the effect of the reflecting boundary conditions in the device simulator is eliminated by using wide devices. Degradation of ION was determined as a function of tab size for devices with LGATE=80nm. IOFF was not considered because the tab only improves IOFF. LGATE 80 An atomistic simulation [3, 4] approach was used with full 3D single-carrier device simulation of 500 fluctuated devices for each device structure under study. Figure 6 Alpha particles were injected with normal incidence to the silicon at a variety of locations along the length of the devices. Trench edges and the effects of a strike as a function of distance from the trench edge were not studied. changed, the well doping and channel length are also re-optimized to achieve the leakage current requirements. With this change in the doping profiles, the number of atoms in the channel region is a bit lower for the shallow-tip device, but not enough to account for the improved resistance to RDF. The improvement in scaled tip devices can be explained by their reduced channel depletion depth [5] . This mechanism will be dealt with in a future publication.
RDF Results and Analysis
It appears, then, that incorrectly scaled devices are likely to suffer from severe device characteristic variations due to RDF at the 0.1 um level and below. Proper design of the device structure, based on insights gleaned from 3D device simulation, can mitigate this problem.
Alpha Strike Results Figure 8 shows two distinctive differences between the response of SOI and bulk devices to alpha strikes. First, the peak current for the bulk device is significantly higher (about 40%) than for the SOI device. Second, the bulk device current quickly drops back to a low level within about 40pSec, whereas the SOI device has a long tail where the current stays at significant levels for a much longer time, on the order of 10nSec. The total amount of charge collected by the drain is also much greater for the SOI device. Figure 9 shows how SOI drain current changes with strike location. The peak current is greatest when the alpha particle strikes in the middle of the channel and decreases as the strike location moves toward the drain or source (see also Fig. 10) Time (s) FIGURE 9 Drain current response in SO1 as a function of strike location. The edges of the gate are at x =0.3 um and x-0.55um. The source is at x < 0.3um and the drain is at x > 0.55 urn. In a partially-depleted SOI device, some of the charge is generated in the low field region near the insulator underneath the device. This charge takes a relatively long time to dissipate through recombination and drift processes. It induces the long tail of current in the SOI devices both through the slow collection process and through an alteration of the SOI threshold voltage. Alpha particle-induced drain current in SOI devices depends strongly on the strike location. Simulation show that alpha particle strikes in the source or drain regions have essentially no effect because of the high doping in these regions. Strikes under the gate have the initial pulse and long tail for the reasons described above. As the strike location moves toward the drain, the response has the same shape, but its magnitude is less because more of the charge is induced in the drain, where it does not contribute to the current. As the strike location moves toward the source, the initial pulse of current disappears because none of the charge is generated in the high-field region near the drain; the primary effect is to generate charge in low-field regions where it is collected slowly. The peak current and total charge collected drop as the strike location moves toward the source because more and more of the charge is generated inside the source.
The effect of an alpha particle strike on an SOI channel can be more severe than that for a bulk device, but an SOI device is only sensitive to alpha particle strikes in the channel. Bulk devices can collect charge in isolation regions or under sources and drains; this charge also causes significant current. Therefore, for a given layout, a bulk process may have a far larger area that is susceptible to alpha particle strikes and therefore the sensitivity of the circuit can be significantly larger. There are also circuit considerations that determine how important the initial pulse is compared with the tail and thereby alter the assessment of susceptibility to alpha strikes.
The final lesson is a consequence of the previous one: 3D device simulation is becoming increasingly important. Even though the effects analyzed here are strong, they are extremely difficult and costly to measure experimentally. Accurate 3D simulation, however, provides a tool that can be used to understand and address them.
CONCLUSION
Four phenomena that cause variations in scaled VLSI devices have been examined: line edge roughness, mask defects, random dopant fluctuation, and alpha particle strikes. The studies show that each of these phenomena is significant but may be addressed through proper device design. Three important lessons may be drawn from these studies: the first is that fluctuation phenomena get stronger in scaled devices. RDF, for example, is changing from a second-order to first-order effect. The second lesson is that scaling increases the importance of 3D effects. Devices are becoming so small that perturbations in structure of charge affect device operation not just in the length direction but in the width direction as well. Whereas inherent active device behavior for wide devices may still be studied with 2D simulations, the effects studied here all require 3D simulation.
